

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/783,216 02/20/2004		Tim Tuan	X-1462-1P US	6678		
24309 75	590 09/11/2006		EXAM	EXAMINER		
XILINX, INC	,	LAM, NELSON C				
ATTN: LEGAI	L DEPARTMENT					
2100 LOGIC D	PR .	ART UNIT	PAPER NUMBER			
SAN JOSE, CA	A 95124	2825				
			DATE MAILED: 09/11/2006	DATE MAILED: 09/11/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application	No.	Applicant(s)				
Office Action Summary		10/783,216		TUAN ET AL.					
		Examiner		Art Unit					
			Nelson Lam		2825				
Period fo	The MAILING DATE of this commun or Reply	ication appe	ars on the c	over sheet with the c	orrespondence a	ddress			
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MOST THE MOST OF THE M	IAILING DAT of 37 CFR 1.136 nunication. atutory period will will, by statute, ca	TE OF THIS (a). In no event I apply and will example applica	COMMUNICATION, however, may a reply be timexpire SIX (6) MONTHS from tion to become ABANDONE	l. ely filed the mailing date of this (O (35 U.S.C. § 133).				
Status									
1)	Responsive to communication(s) file	ed on 26 Jun	ne 2006.						
•	This action is FINAL . 2b) ☐ This action is non-final.								
3)	Since this application is in condition	for allowand	ce except fo	r formal matters, pro	secution as to th	e merits is			
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
4)⊠	4)⊠ Claim(s) <u>1-19</u> is/are pending in the application.								
•	4a) Of the above claim(s) is/are withdrawn from consideration.								
5) 🗌	Claim(s) is/are allowed.								
6)🛛	Claim(s) <u>1-19</u> is/are rejected.								
•	Claim(s) is/are objected to.								
8)	Claim(s) are subject to restrict	ction and/or	election rec	juirement.					
Applicat	ion Papers								
9)	The specification is objected to by th	e Examiner.	•						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.									
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11)	The oath or declaration is objected to	o by the Exa	aminer. Note	e the attached Office	Action or form P	TO-152.			
Priority (ınder 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
2) Notice	t(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (F mation Disclosure Statement(s) (PTO-1449 or tr No(s)/Mail Date <u>08/18/2006</u> .			I) Interview Summary Paper No(s)/Mail Do) Notice of Informal P) Other:	ate	ГО-152)			

DETAILED ACTION

Page 2

1. Applicants' amendment to 10/783,216 has been examined. Claims 1, 12 and 16 have been amended. Claims 1-19 are pending.

Applicants' amendment is considered persuasive in part and the applicable rejections from the prior office action along with new ground of rejection are incorporated herein.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-5 and 7-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Jain (US Patent No. 6,038,386).

As per **claim 1**, Jain discloses a method of operating a programmable logic device comprising:

performing a timing analysis of a design of the programmable logic device (Abstract; col. 8, line 44-48; Fig. 8; col. 11, line 65 to col. 12, line 12);

determining a plurality of timing slacks for each of a plurality of active blocks of the design (Fig. 8, #810; col. 2, line 55 to col. 3, line 3);

determining a minimum timing slack for each of the plurality of active blocks of the design (Fig. 8, #810; col. 2, line 55 to col. 3, line 3);

assigning a first supply voltage to operate a first set of one or more active blocks of the programmable logic device, the first supply voltage corresponding to the minimum timing slack determined for each active block in the first set (col. 3, line 61-67; Fig. 5; col. 8, line 63-66); and

assigning a second supply voltage, less than the first supply voltage, to operate a second set of one or more active blocks of the programmable logic device, the second supply voltage corresponding to the minimum timing slack determined for each active block in the second set, wherein minimum timing slacks determined for each active block in the first set less than minimum timing slacks determined for each active block in the second set (col. 2, line 11-26; Fig. 2B; col. 4, line 57-58; col. 5, line 61-64; col. 9, line 39-54).

As per **claim 2**, Jain discloses the method of Claim 1, wherein the steps of assigning the first supply voltage and assigning the second supply voltage are performed in response to configuration data values stored during configuration of the programmable logic device (col. 2, line 48-66; Fig. 2E; col. 6, line 29-35).

As per claim 3, Jain discloses the method of Claim 1, wherein the steps of assigning the first supply voltage and assigning the second supply voltage are performed in response to user controlled signals provided during run time of the programmable logic device (col. 16, line 9-21).

As per **claim 4**, Jain discloses the method of Claim 3, further comprising generating the user controlled signals in response to operating conditions of the programmable logic device during run time (col. 16, line 9-21).

As per **claim 5**, Jain discloses the method of Claim 1, wherein the steps of assigning the first supply voltage and assigning the second supply voltage are performed in response to configuration data values stored during run time of the programmable logic device (Fig. 2D; Fig. 2E; col. 5, line 61-67; col. 6, line 17-22).

As per **claim 7**, Jain discloses the method of Claim 1, further comprising:

identifying the first set of one or more active blocks as active blocks in the design having timing slacks less than a threshold timing slack (col. 16, line 9-54); and

identifying the second set of one or more active blocks as active blocks in the design having timing slacks greater than the threshold timing slack (col. 16, line 9-54).

As per **claim 8**, Jain discloses the method of Claim 1, further comprising generating a configuration bit stream in response to the steps of assigning the first supply voltage and assigning the second supply voltage (Fig. 2D; col. 5, line 61 to col. 6, line 5; Fig. 2E; col. 6, line 17-35).

As per **claim 9**, Jain discloses the method of Claim 8, further comprising, configuring the programmable logic device in response to the configuration bit stream (col. 6, line 17-18; col. 6, line 29-35).

As per **claim 10**, Jain discloses the method of Claim 1, further comprising selecting the first set of one or more active blocks and the second set of one or more active blocks in response to the step of determining timing slacks (Fig. 5; Fig. 6; col. 8, line 63 to col. 9, line 29; col. 9, line 39-54).

As per **claim 11**, Jain discloses the method of Claim 1, further comprising selecting the second voltage supply to be a minimum voltage required to maintain functionality of the second set of one or more active blocks (Fig. 6; col. 9, line 39-44).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 6 and 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jain in view of Mizuno et al. (US Patent No. US2004/0145955 A1). Jain discloses a method for controlling power consumption in a semiconductor integrated circuit. However, Jain does not disclose the use of a third voltage source. Mizuno also discloses a method for controlling power consumption in a semiconductor integrated circuit that includes the use of a third voltage that Jain does not discloses. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include the use of a third voltage source in the method of Mizuno in the method of Jain because this would improve Jain's invention since a third voltage source aids in optimization of a circuit block (Jain: col. 11, line 55-59).

As per claim 6, Jain in view of Mizuno discloses the method of Claim 1, further comprising assigning a third supply voltage, less than the second supply voltage (Mizuno: Abstract; [0016]), to operate a third set of one or more active blocks of the programmable logic device, wherein timing slacks of the third set of one or more active

blocks are greater than timing slacks of the first and second sets of one or more active blocks (Jain: col. 2, line 11-36) (Mizuno: [0012]; [0071]).

As per claim 12, Jain in view of Mizuno discloses a programmable logic device comprising:

a voltage supply terminal configured to receive a supply voltage (Mizuno: Fig. 1, #101; [0055]);

a plurality of programmable logic blocks, each having an associated minimum timing slack (Jain: Fig. 1, #200; Fig. 2A; col. 4, line 19-58; col. 3, line 61 to col. 4, line 6) determined from a corresponding plurality of timing slacks (Jain: col. 3, line 61 to col. 4, line 6);

a plurality of variable voltage regulators, each coupled between the voltage supply terminal and a corresponding one of the programmable logic blocks (Mizuno: [0008]; Fig. 24-26; [0117]; [0118]; [0119]); and

means for controlling the variable voltage regulators such that each of the variable voltage regulators provides an operating voltage to the corresponding one of the programmable logic blocks, wherein the operating voltage is selected in response to the minimum timing slack associated with the programmable logic block (Jain: Fig. 10, #1010, #1080; col. 16, line 56-64; col. 18, line 38-67).

As per **claim 13**, Jain in view of Mizuno discloses the programmable logic device of Claim 12, wherein the means for controlling comprises one or more configuration memory cells coupled to each of the variable voltage regulators (Mizuno: [0007]; [0008]; [0009]; [0012]).

As per **claim 14**, Jain in view of Mizuno discloses the programmable logic device of Claim 12, wherein the means for controlling comprises one or more user input terminals coupled to each variable voltage regulator (Jain: col. 3, line 61 to col. 4, line 6) (Mizuno: [0007]; [0008]; [0009]; [0012]).

Glaims 15-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jain in view of Mizuno and further in view of Almulla (US Patent No. 5,612,892). Jain in view of Mizuno discloses a method of supplying voltage to circuit blocks. However, Jain in view of Mizuno does not teach the use of switches in supplying voltages. Almulla also discloses a method of supplying voltages to circuit blocks that includes the use of switches that Jain in view of Mizuno does not disclose. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include the use of switches in the method of Almulla in the method of Jain in view of Mizuno since this would increase the speed of a signal path (Almulla: col. 3, line 41-44).

As per claim 15, Jain in view of Mizuno and further in view of Almulla discloses the programmable logic device of Claim 12, further comprising a plurality of level shifters coupled among the plurality of programmable logic blocks (Almulla: col. 3, line 36-51).

As per **claim 16**, Jain in view of Mizuno and further in view of Almulla discloses a programmable logic device (Jain: Abstract; col. 1, line 7 to col. 2, line 43) comprising:

a first voltage supply terminal configured to receive a first supply voltage (Jain: col. 3, line 61-67; Fig. 5; col. 8, line 63-66);

a second voltage supply terminal configured to receive a second supply voltage, less than the first supply voltage (Jain: col. 2, line 11-26; Fig. 2B; col. 4, line 57-58; col. 5, line 61-64; col. 9, line 39-54);

a plurality of programmable logic blocks, each having an associated minimum timing slack (Jain: Fig. 1, #200; Fig. 2A; col. 4, line 19-58; col. 3, line 61 to col. 4, line 6) determined form a corresponding plurality of timing slacks (Jain: col. 3, line 61 to col. 4, line 6);

a plurality of first voltage switches, each coupled between the first voltage supply terminal and a corresponding one of the programmable logic blocks (Almulla: col. 2, line 20-24; col. 3, line 29-36; Fig. 2, #225; col. 4, line 24-34).

a plurality of second voltage switches, each coupled between the second voltage supply terminal and a corresponding one of the programmable logic blocks (Almulla: col. 2, line 20-24; col. 3, line 29-36; Fig. 2, #225; col. 4, line 24-34); and

means for controlling the first and second voltage switches such that each of the programmable logic blocks having an associated minimum timing slack less than a threshold timing slack is coupled to receive the first supply voltage, and each of the programmable logic blocks having an associated minimum timing slack greater than the threshold timing slack is coupled to receive the second supply voltage (Almulla: col. 2, line 20-24; col. 3, line 29-36; Fig. 2, #225; col. 4, line 24-34).

As per claim 17, Jain in view of Mizuno and further in view of Amulla discloses the programmable logic device of Claim 16, wherein the means for controlling

comprises one or more configuration memory cells coupled to the first and second voltage switches. (col. 2, line 20-24; col. 3, line 29-36; Fig. 2, #225; col. 4, line 24-34).

Page 9

As per claim 18, Jain in view of Mizuno and further in view of Almulla discloses the programmable logic device of Claim 16, wherein the means for controlling comprises one or more user input terminals coupled to the first and second voltage switches (col. 2, line 20-24; col. 3, line 29-36; Fig. 2, #225; col. 4, line 24-34).

As per claim 19, Jain in view of Mizuno and further in view of Alumlla discloses the programmable logic device of Claim 16, further comprising a plurality of level shifters coupled among the plurality of programmable logic blocks (Almulla: col. 3, line 36-51).

Remarks

7. Applicants state that the references of Jain, Mizuno and Almulla, separately or in combination, do not teach a first supply voltage and a second supply voltage less than the first supply voltage; determining a minimum timing slack; a third voltage source aids in circuit optimization; a third voltage for controlling power consumption and a threshold timing slack. The Examiner, respectfully, does not agree and refers the Applicants to the following explanatory cites.

Column 3, line 61 to column 4, line 6 of Jain discloses "operating macrocells in high power (fast), or low power (slow) modes." Which is assigning a first supply voltage and a second supply voltage less than the first supply voltage.

Application/Control Number: 10/783,216

Art Unit: 2825

Figure 8, #810 and column 2, line 55 to column 3, line 3 of Jain teaches a method of identifying switching power modes without violating any timing specifications, i.e., suggesting determining the minimum timing slack.

Column 2, line 23-26 of Jain suggests optimization of a circuit block where adjustable slew rates are provided by voltage sources including a third voltage.

Paragraph [0071] of Mizuno teaches a DRAM circuit that acutely deteriorates in speed, due to the reduction in voltage which suggests Mizuno does disclose the use of a third voltage for controlling power consumption.

Column 3, line 10-16 of Almulla teaches signal paths which must operate with a propagation delay, e.g., timing slack, below the maximum propagation delay. This suggest Almulla does consider a threshold timing slack.

Therefore, based on the identified and referenced explanatory cites in the non-final and instant office action, the rejections under 35 USC 102(b) and 35 USC 103(a) are maintained.

Conclusion

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Application/Control Number: 10/783,216

Art Unit: 2825

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later

than SIX MONTHS from the mailing date of this final action.

9. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Nelson Lam whose telephone number is 571 272-8318.

The examiner can normally be reached on Monday-Friday from 9am - 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Jack Chiang can be reached on 571 272-7483. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have guestions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Nelson Lam

Assistant Examiner

Art Unit 2825

ACK CHIANG

NOTICE CH

Page 11